

Grade 8 Technology Worksheet

Truth table

1. Explain the following truth tables:

Table	Explanation															
Truth table <table><tr><th>Input</th><th>Output</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	Input	Output	0	1	1	0										
Input	Output															
0	1															
1	0															
OR gate <table><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	1	
A	B	Q														
0	0	0														
0	1	1														
1	0	1														
1	1	1														
NOR gate <table><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Q	0	0	1	0	1	0	1	0	0	1	1	0	
A	B	Q														
0	0	1														
0	1	0														
1	0	0														
1	1	0														
<table><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Q	0	0	0	0	1	0	1	0	0	1	1	1	
A	B	Q														
0	0	0														
0	1	0														
1	0	0														
1	1	1														
NAND gate <table><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Q	0	0	1	0	1	1	1	0	1	1	1	0	
A	B	Q														
0	0	1														
0	1	1														
1	0	1														
1	1	0														

[10 marks]

Grade 8 Technology Worksheet

Suggested Solutions

Question number	Possible marks	Answers																																																																																																			
1	5 x 2 marks	<table><tr><th colspan="3">Table</th><th>Explanation</th></tr><tr><td colspan="3">Truth table</td><td rowspan="4">Input high, output low</td></tr><tr><td>Input</td><td colspan="2">Output</td></tr><tr><td>0</td><td colspan="2">1</td></tr><tr><td>1</td><td colspan="2">0</td></tr><tr><td colspan="3">OR gate</td><td rowspan="6">Output is 1 if the input A or B or both are 1</td></tr><tr><td>A</td><td>B</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr><tr><td colspan="3">NOR gate</td><td rowspan="6">Output is 1 if neither input A nor input B is 1</td></tr><tr><td>A</td><td>B</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr><tr><td colspan="3"><table><tr><td>A</td><td>B</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table></td><td rowspan="2">Output is 1 if A and B are 1</td></tr><tr><td colspan="3">NAND gate</td></tr><tr><td colspan="3"><table><tr><td>A</td><td>B</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table></td><td rowspan="2">Output is 1 if input A and input B are not both 1</td></tr><tr><td colspan="3"></td></tr></table>	Table			Explanation	Truth table			Input high, output low	Input	Output		0	1		1	0		OR gate			Output is 1 if the input A or B or both are 1	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	1	NOR gate			Output is 1 if neither input A nor input B is 1	A	B	Q	0	0	1	0	1	0	1	0	0	1	1	0	<table><tr><td>A</td><td>B</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>			A	B	Q	0	0	0	0	1	0	1	0	0	1	1	1	Output is 1 if A and B are 1	NAND gate			<table><tr><td>A</td><td>B</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>			A	B	Q	0	0	1	0	1	1	1	0	1	1	1	0	Output is 1 if input A and input B are not both 1			
		Table			Explanation																																																																																																
		Truth table			Input high, output low																																																																																																
		Input	Output																																																																																																		
		0	1																																																																																																		
		1	0																																																																																																		
OR gate			Output is 1 if the input A or B or both are 1																																																																																																		
A	B	Q																																																																																																			
0	0	0																																																																																																			
0	1	1																																																																																																			
1	0	1																																																																																																			
1	1	1																																																																																																			
NOR gate			Output is 1 if neither input A nor input B is 1																																																																																																		
A	B	Q																																																																																																			
0	0	1																																																																																																			
0	1	0																																																																																																			
1	0	0																																																																																																			
1	1	0																																																																																																			
<table><tr><td>A</td><td>B</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>			A	B	Q	0	0	0	0	1	0	1	0	0	1	1	1	Output is 1 if A and B are 1																																																																																			
A	B	Q																																																																																																			
0	0	0																																																																																																			
0	1	0																																																																																																			
1	0	0																																																																																																			
1	1	1																																																																																																			
NAND gate																																																																																																					
<table><tr><td>A</td><td>B</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>			A	B	Q	0	0	1	0	1	1	1	0	1	1	1	0	Output is 1 if input A and input B are not both 1																																																																																			
A	B	Q																																																																																																			
0	0	1																																																																																																			
0	1	1																																																																																																			
1	0	1																																																																																																			
1	1	0																																																																																																			

[10 marks]